	Туре	L#	Hits	Search Text	DBs	Time Stamp
1	BRS	L1	2122	estimat\$3 near5 (net or path)	USPAT	2002/01/17 06:30
2	BRS	L2	78	1 same (rc or resistance or capacitance)	USPAT	2002/01/17 06:31
3	BRS	L3		2 same (combin\$3 or attach\$4 or join\$3 or add\$3)	USPAT	2002/01/17 06:32
4	BRS	L4	46	2 and 716/\$.ccls.	USPAT	2002/01/17 06:37
5	BRS	L7	0	5 and floorplan	USPAT	2002/01/17 06:32
6	BRS	L6	3	4 and floorplan	USPAT	2002/01/17 06:32
7	BRS	L5	10	3 and 716/\$.ccls.	USPAT	2002/01/17 06:34
8	BRS	L8	36	4 not 5	USPAL	2002/01/17 07:07

2002/01/16 09:50					
2002/01/16 00:00	IISPAT	((rc or (resistance with capacitance))) with netlist	23 (	BRS	28
2002/01/16 00:05	USPAT	(rc or (resistance with capacitance))	58793 (		27
2002/01/15 15:19	USPAT	716/10.ccls.			
2002/01/15 15:18	USPAT	(("716/.CCLS.) and (floorplan\$3 with (block\$2 or module\$2 or macro\$2 or unit\$2 or cell\$2))) and ((rc or resistance or capacitance) same (rout\$3 or path\$2))	22		25
2002/01/15 14:52	USPAT		27	BRS	24
2002/01/15 14:50	USPAT	with (block\$2 or 2 or cell\$2))	57 (	BRS	23
2002/01/15 08:50	USPAT	/16/\$.ccls. and (((select\$3 or choose or chosen or chosing) with floorplan\$2) not ((716/\$.ccls. and (generat\$3 with (multi\$3 or plural\$3) with floorplan\$2)) (select\$3 with (multi\$3 or plural\$3) with floorplan\$2) ((choose or cho\$4) with (multi\$3 or plural\$3) with floorplan\$2)) (choose or cho\$4) with (multi\$3)	4	BRS	22
2002/01/15 08:50	USPAT	((select\$3 or choose or chosen or chosing) with floorplan\$2) not ((716/\$.ccls. and (generat\$3 with (multi\$3 or plural\$3) with floorplan\$2)) (select\$3 with (multi\$3 or plural\$3) with floorplan\$2) with (multi\$3 or plural\$3) with floorplan\$2)	3	BRS	21
2002/01/15 08:50	USPAT	(select\$3 or choose or chosen or chosing) with floorplan\$2	18	BRS	20
2002/01/15 08:47	USPAT	(choose or cho\$4) with (multi\$3 or plural\$3) with floorplan\$2	ω	BRS	19
2002/01/15 08:40	USPAT	select\$3 with (multi\$3 or plural\$3) with floorplan\$2	5	BRS	18
2002/01/15 08:35	USPAT	716/\$.ccls. and (generat\$3 with (multi\$3 or plural\$3) with floorplan\$2)	4	BRS	17
2002/01/15 08:43	USPAT	generat\$3 with (multi\$3 or plural\$3) with floorplan\$ USP,	4	BRS	16
2002/01/15 08:35	USPAT	716/\$.ccls.	2888	BRS	15
Time Stamp	DBs	Search Text	Hits	Type	

	Type	Lite	9		
T	- ype	Cillia	Search Text	DBs	Time Stamp
29	29 BRS	1652	estimat\$3 with (signal or wir\$3 or path or net) with block\$2	7	2002/01/16 09:53
30	30 BRS 2		(estimat\$3 with (signal or wir\$3 or path or net) with block\$2) same (model and (rc or resistance and USPA-capacitance))	USPAT 2002/01/16 10:16	2002/01/16 10:16
31		23	(("716/8"). CCLS.) and (floorplan\$3 with (block\$2 or module\$2 or macro\$2 or unit\$2 or cell\$2))	USPAT 2002/01/16 10:25	2002/01/16 10:25

**DOCUMENT-IDENTIFIER: US 6117182 A** 

TITLE: Optimum buffer placement for noise avoidance

### **DEPR:**

The present invention accepts data consisting of routed conductors which form a

tree topology. A circuit model is generally utilized. It is preferred that the circuit data has been defined or that an initial "Steiner <u>estimation"</u> of

<u>the net</u> to be processed is available. A Steiner estimation is created by a

specific design tool which utilizes known locations of the source and the sinks

and creates an interconnected  $\underline{\textbf{RC}}$  network. Steiner estimation design tools are

well known by those having skill in the art.

CCOR:

716/8

CCXR:

716/17

ene.

DOCUMENT-IDENTIFIER: US 6099578 A
TITLE: Method of estimating wire length including correction and
summation of
estimated wire length of every pin pair

# **BSPR**:

Preferably, the method may further include the step of calculating <u>resistance</u>

value of the pin pair based on the estimated wire length of the pin pair, the

step of calculating <u>capacitance</u> value of the <u>net based on the</u> <u>estimated wire</u>

<u>length of the net,</u> and the step of calculating delay time when a signal passes

through a signal path on the net, based on the <u>resistance</u> value of the pin pair

and the capacitance value of the net.

### **BSPR:**

According to the present invention, <u>resistance</u> value of the pin pair is calculated based on the highly precise estimated wire length of the pin pair,

and <u>capacitance</u> value of the <u>net is calculated based on the highly</u> <u>precise</u>

<u>estimated wire length of the net</u>. Therefore, the <u>resistance</u> value of the pin

pair and the <u>capacitance</u> value of the net are both of high precision.

delay time when a signal passes through a signal path on the net is calculated

based on the highly precise  $\underline{\text{resistance}}$  value of the pin pair and the highly

precise <u>capacitance</u> value of the net. This allows highly precise estimation of

the signal delay time.

### **BSPR**:

Preferably, the method may further include the step of calculating <u>capacitance</u>

value of the <u>net based on the estimated wire length of the net,</u> and the step of

calculating power consumption of the net based on the  $\underline{\text{capacitance}}$  value of the

net and a prescribed signal change rate of the net.

# **BSPR**:

According to the present invention, the <u>capacitance</u> value of the <u>net is</u> <u>estimated</u> with high precision based on the <u>estimated</u> wire <u>length of</u> <u>the net</u>

<u>estimated</u> with high precision. Power consumption of the <u>net is</u> <u>estimated</u> based

on the highly precise <u>capacitance</u> value of the net. This allows highly precise

estimation of power consumption of the net.

# **DEPR:**

<u>Capacitance</u> value of the <u>net to which the pin pairs belong is</u> <u>estimated</u> (ST29).

The <u>capacitance</u> value of the <u>net is obtained by multiplying the estimated wire</u>

<u>length of the net</u> by an wiring <u>capacitance</u> value per unit wiring length determined by the design rule.

#### **DEPR:**

By timing verifying apparatus 200 described above, the  $\underline{\text{resistance}}$  value of the

pin pair can be estimated with precision based on the highly precise estimated

wire lengths of the pin pairs. Further, the  $\underline{\text{capacitance}}$  value of the  $\underline{\text{net}}$ 

<u>be estimated</u> with high precision based on the highly precise <u>estimated wire</u>

length of the net. The highly precise resistance value of the pin pairs

01/17/2002, EAST Version: 1.02.0008

:

and

the <u>capacitance</u> value of the <u>net allows highly precise estimation</u> of signal

delay, and allows highly precise timing verification.

# DEPR:

<u>capacitance</u> value of the <u>net is obtained by multiplying estimated</u> <u>wire length</u>

of the net by signal change rate of the net obtained from the result of logic

simulation or the like, and further multiplying the result by a coefficient

determined by design rule.

### DEPR:

Power consumption of each  $\underline{\text{net is estimated}}$  (ST36). Power consumption of the

net is obtained, for example, by multiplying the  $\underline{\text{capacitance}}$  value of the net

by the signal change rate of the net, and multiplying the result by a coefficient determined by the design rule.

#### DEPR:

By the power consumption estimating apparatus 300 described above, the

<u>capacitance</u> value of the <u>net can be estimated</u> with high precision based on

highly precise <u>estimated</u> wire length of the net. Accordingly, power consumption of the <u>net can be estimated</u> with high precision using the highly

precise <u>capacitance</u> value of the net and the signal change rate of the net.

#### **CLPV:**

based on the <u>estimated wire length of said net,</u> calculating <u>capacitance</u> value

of said net; and

CLPV:

based on the <u>estimated wire length of said net</u>, calculating <u>capacitance</u> value

of said net; and

**CCOR:** 

716/4

CCXR:

**716/12** 

DOCUMENT-IDENTIFIER: US 5475607 A

TITLE: Method of target generation for multilevel hierarchical circuit designs

### CLPR:

6. A method according to claim 2, wherein, if a net does not have a known

path, and the net has end-points that are not fixed in location, and the

does not have a specified <u>net measure, then step (e) comprises</u> determining an

estimated average connection length for the net and determining net measure for

each source/sink pair of the net using estimated resistive<u>-capacitance</u> delay

for said estimated average connection length for determining net measure of the

net.

CCOR:

716/10

CCXR:

716/6